Information contained on this page is provided by an independent third-party content provider. WorldNow and this Station make no warranties or representations in connection therewith. If you have any questions or comments about this page please contact firstname.lastname@example.org.
SOURCE Synopsys, Inc.
Protocol test suites in SystemVerilog source code accelerate compliance testing of Ethernet, USB, PCI Express, ARM AMBA AXI and MIPI CSI-2 protocols
MOUNTAIN VIEW, Calif., July 8, 2014 /PRNewswire/ -- Synopsys, Inc. (NASDAQ: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced the availability of key protocol compliance test suites. Delivered as SystemVerilog source code to ease integration and enable re-use across multiple projects, the test suites are complete, self-contained and design-proven testbenches that eliminate the task of developing a verification environment and tests for protocol compliance verification. Furthermore, having test suites in source code enables end-users to easily customize or extend compliance verification environments to include unique application-specific or corner-case tests allowing engineering resources to focus more time on their core-competencies and competitive differentiation.
"As a leading verification service provider, Veriest has partnered with some of the world's largest SoC developers and consumer electronics companies," said Hagai Arbel, CEO of Veriest. "SoC integration and verification pose complex technical challenges, and we have been using Synopsys' VIP and test suites to ensure compliance of interface cores used in these highly sophisticated SoCs. Synopsys Verification IP test suites quickly help us provide assurance that the SoC interfaces are operating in compliance with the standard specification."
"We have extensively collaborated with leading SoC teams to address the increasingly demanding process of protocol compliance verification. Development of tests to verify SoC protocols is time-consuming and challenging, requiring deep protocol and methodology expertise. With the number of complex protocols used on today's SoCs, this is a daunting task," said Debashis Chowdhury, vice president of R&D of the Synopsys Verification Group. "We continue to deliver solutions that enable our customers to accelerate their SoC verification closure and decrease time-to-market. The addition of test suites will reduce or eliminate the process of developing protocol compliance tests saving time and increasing design quality."
Synopsys protocol test suites are included with Synopsys Verification IP. The Synopsys test suites for Ethernet protocol are available today. Test suites for USB 3.0 and 2.0, PCI Express® Gen2 and Gen3 modules, ARM® AMBA® AXI™ interconnect and MIPI CSI-2 protocols are available today under limited customer availability. The Synopsys verification IP test suites are also included in the Synopsys VIP Library and the Verification Compiler™ product.
About Synopsys Verification IP
Synopsys VIP, based on its next-generation architecture and implemented in 100 percent SystemVerilog, offers native performance, native debug with Verdi®, enhanced VIP ease of use, configurability, coverage and source code compliance test suites. These capabilities substantially increase user productivity for one of the most difficult and time-consuming aspects of SoC design and verification. Synopsys VIP library includes a broad portfolio of interface, bus, and memory protocols. More information is available at www.synopsys.com/vip.
Synopsys, Inc. (NASDAQ:SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, Synopsys delivers software, IP and services to help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more at www.synopsys.com.
©2012 PR Newswire. All Rights Reserved.